

Advanced Imager Technology Development at MIT Lincoln Laboratory

Vyshnavi Suntharalingam
vyshi@LL.mit.edu

Barry E. Burke, James Gregory, Robert K. Reich
MIT Lincoln Laboratory

Detectors for Astronomy, ESO Garching
12-16 October 2009

MIT Lincoln Laboratory

ESO-DFA-1
VS 10/13/09

The MIT Lincoln Laboratory portion of this work was performed in part under a Collaboration Agreement between MIT Lincoln Laboratory and University of Hawaii (Pan-STARRS), sponsored in part by NASA, and the Air Force under the Department of the Air Force contract number FA8721-05-C-0002. Opinions, interpretations, conclusions, and recommendations are those of the authors and are not necessarily endorsed by the United States Government.



Outline


- **Overview of MIT-LL X-ray, visible to NIR imaging technology**
 - Tiled CCD Imagers for astronomy
 - Devices for adaptive optics
 - Back-illumination processes
- **Next-generation technologies**
 - Stitched large-format, small-pixel CCDs
 - Four-side abutable CCD and 3-D CMOS image sensors
- **Summary**



Imaging Devices at MIT Lincoln Laboratory


Program Areas

Space- and Ground-based Surveillance and Scientific Imagers




- Curved CCDs
- Orthogonal Transfer Arrays
- Large-format, small-pixel imagers

Silicon Photon Counting Arrays



- High-fill-factor APDs
- CMOS ROIC for photon counting
- Single-electron sensitive readout


High-Speed Imaging



- High-speed camera electronics
- CMOS x-ray sensor
- Multi-sample CCD

Technology Elements


Detector Design



Silicon Detector Process Development



Advanced Packaging



Electronics







Microelectronics Facility Upgrade to 200-mm Silicon Wafer Size




- Three-year capability upgrade in progress
 - First 200-mm device lots beginning Feb. 2011
- Nine CCID-20s on a 200-mm wafer
 - 15- μ m pixel, 2K x 4K, 32mm x 63mm



100-mm wafer
Two devices (2K x 4K)



150-mm wafer
Six devices




200-mm wafer
Nine devices



Tiled CCD Imagers for Astronomy


12-CCD UH/CFHT FPA
100Mpix



60 Orthogonal-Transfer CCDs
Pan-STARRs (3° WFOV)
1.36 Gpixels




Image from First Light
(August 2007)






Lincoln Laboratory High-Speed CCDs for Adaptive Optics





Performance of pJFET-based Output Circuit




Noise: pJFET vs. nMOSFET




Output Circuit Comparison

Sense-node capacitance is lower
(\Rightarrow higher responsivity) for JFET
than MOSFET




Noise spectral voltage is lower
for JFET than MOSFET






Back Illumination Processes MBE and Laser Anneal (ILLA)

MBE Delivers Reflection-Limited QE



Room Temperature (20°C) Result
60-sec Integration Time
Wafer-level Image
of Buckman Tavern



MBE backside dark current 10x better than ILLA
Clock dithering can suppress front interface states (IS)

Vignetting from test setup

Dark Current Sources








Outline

- Overview of MIT-LL X-ray, visible to NIR imaging technology
 - Tiled CCD Imagers for astronomy
 - Devices for adaptive optics
 - Back-illumination processes
- Next-generation technologies
 - **Stitched large-format, small-pixel CCDs**
 - **Four-side abutable, 3-D CMOS image sensors**
- Summary



Deeply Scaled CCD Process Technology


- Small pixels, low-voltage, CMOS-compatible operation
- Demonstrated small-array CCDs
 - Simplified single and two poly fabrication
 - Reduced pixel dimension (8-, 5-, 2- μm)
 - $\sim 150,000$ e- well capacity for 8- μm pixel at 3V
- Current efforts: Apply to large area devices
 - Deep ultraviolet photolithography for submicron features (pixel sizes to 2 μm)
 - Stitching for large format imagers





Large-Format, Modular CCD Imagers





- Example: 3K x 3K OTCCD image sensor with $8\mu\text{m} \times 8\mu\text{m}$ pixels
- Pixels with submicron dimensions require high-resolution (248-nm) patterning
 - Lithography field size is smaller than device size
- Design is fractured into functional blocks onto a multi-field reticle and precisely stitched back together on wafer





Completed 3K x 3K OTCCD Devices


- Large-area devices (26 mm x 50 mm) fabricated with low-voltage CCD technology
- Stitching methods achieve 35nm (3σ) precision with 8- μ m pixel active devices
- Device test results expected in Dec. 2009
- Process technology will be migrated to 200-mm substrates






Four-Side Abutable 3-D CMOS Image Sensor Development

Conventional Monolithic CMOS Image Sensor



- Pixel electronics and detectors share area
- Fill factor loss
- Co-optimized fabrication
- Control and support electronics placed outside of imaging area

3-D Pixel




- 100% fill factor detector
- Fabrication optimized by layer function
- Local image processing
 - Power and noise management
- Scalable to large-area focal planes



Oxide-Bonded 3D-I Technology

- Smaller pixels than bump bonding
- 100% Fill Factor for Back Illumination











Example 3D Imager Demonstrations (1)

Two-Tier, CMOS Image Sensor
1024x1024 Array, 8- μm pixel


Three-Tier, GmAPD Laser Radar
64x64 Array, 50- μm pixel



IEEE ISSCC 2005




IEEE ISSCC 2006






Example 3D Imager Demonstrations (2)


Seven-Tier, Four-side Abutable CMOS APS
1024x1024 Array, 8- μ m pixel



Two-Tier, InGaAs Detector
8- μ m pixel




Captured Image at 10fps




IEEE ISSCC 2009

Fe⁵⁵ X-ray histogram
(companion two tier sensor)



IEEE Trans. Elec. Dev. 2009

Photo-response in PIN diode current



IEEE
3DIC 2009

MIT Lincoln Laboratory



Summary

- **Lincoln Laboratory develops tiled CCD imagers with novel architectures for astronomy**
 - **First gigapixel focal plane successfully deployed**
- **New device and process improvements continue to increase responsivity and reduce dark current**
- **Next-generation imagers in development**
 - **Small pixel, large format, four-side abutable devices**
 - **CCD and CMOS-based detectors**
 - **Back-illuminated, 100% fill factor, 3-D integrated image sensors**
 - **Advanced package development for higher data rate, tiled image sensors**



Acknowledgments

Design

Brian Aull
Bob Berger
Chang-Lee Chen
Michael Cooper
Brad Felton
Kay Johnson
Keith Percival
Dennis Rathman
Bruce Wheeler

Testing

Harry Clark
David Craig
William McGonagle
Dan O'Mara
Tony Soares

Microelectronics Lab

Doug Young
Andy Loomis
Chenson Chen
Jeff Knecht
Donna Yost
Kevin Newcomb
Keith Warner
Dave Astolfi
Vladimir Bolkhovsky
Ken Belanger
Desi Biasella
Laurie Briere
Marc Brunelle
John Burke
Joe Ciampi
Jeff Decaprio
Diane DeCastro
Charlie Doherty
Pascale Gouker
Yvette Grinbush
Paul Healey
Bob Healey
Denise Holohan

Microelectronics Lab

Sal Ieni
John Jarmalowicz
Scott Ladd
Renée Lambert
Debbie Landers
Jim Lawless
Jamie Mongiello
Chuck Monoxelos
Alan O'Dea
John Pentoliros
Segundo Pichardo
Joe Powers
Sandra Roy
Angel Reinold
Dolly Shibles
Chris Weinberg
Peter O'Brien
Wendy Ruth
T.J. Wlodarczak
C. Keast (Solid State Div.)
D. Shaver (Solid State Div.)




Backup



Tile Block Diagram

- Vertically stacked
- Pixel readout on Tier-2
- Timing control in Stack
- 64-ch 12-b pipelined ADC
- Digital output





Finished Tile Stack Appearance

Programmable Digital Imaging Tile

Back Illuminated
3-D CMOS Imager
1024 x 1024 pixels
8.3 x 8.3 μm^2 pixel
64 analog outputs

5 layer stack
64 A/D converters
Timing & Control

1024x1024 pixels
>1 Million vias
144 gold stud bumps
2 x 96 side bus lines
88 POGO pins

